| 12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364 |
- EESchema-LIBRARY Version 2.3
- #encoding utf-8
- #
- # STM32F030C8-RESCUE-proc
- #
- DEF STM32F030C8-RESCUE-proc U 0 50 Y Y 1 F N
- F0 "U" -1600 2100 50 H V C CNN
- F1 "STM32F030C8-RESCUE-proc" 1350 -2100 50 H V C CNN
- F2 "LQFP-48" 0 300 50 H V C CIN
- F3 "" 0 400 50 H V C CNN
- DRAW
- S -1650 2050 1650 -2050 0 1 10 N
- X VDD 1 0 2200 150 D 50 50 1 1 W
- X PC13/RTC_TAMP1/RTC_TS/RTC_OUT/WKUP2 2 -1800 -1300 150 R 50 50 1 1 B
- X PC14/OSC32_IN 3 -1800 -1400 150 R 50 50 1 1 B
- X PC15/OSC32_OUT 4 -1800 -1500 150 R 50 50 1 1 B
- X PF0/OSC_IN 5 -1800 -700 150 R 50 50 1 1 B
- X PF1/OSC_OUT 6 -1800 -800 150 R 50 50 1 1 B
- X ~NRST 7 -1800 1600 150 R 50 50 1 1 I
- X VSSA 8 300 -2200 150 U 50 50 1 1 W
- X VDDA 9 200 2200 150 D 50 50 1 1 W
- X USART2_CTS/ADC_IN0/RTC_TAMP2/WKUP1/PA0 10 1800 1600 150 L 50 50 1 1 B
- X PB2 20 1800 -400 150 L 50 50 1 1 B
- X USART1_TX/TIM1_CH2/TIM15_BKIN/PA9 30 1800 700 150 L 50 50 1 1 B
- X SPI1_MISO/TIM3_CH1/EVENTOUT/PB4 40 1800 -600 150 L 50 50 1 1 B
- X USART2_RTS/EVENTOUT/ADC_IN1/PA1 11 1800 1500 150 L 50 50 1 1 B
- X I2C2_SCL/PB10 21 1800 -1200 150 L 50 50 1 1 B
- X USART1_RX/TIM1_CH3/TIM17_BKIN/PA10 31 1800 600 150 L 50 50 1 1 B
- X SPI1_MOSI/I2C1_SMBA/TIM16_BKIN/TIM3_CH2/PB5 41 1800 -700 150 L 50 50 1 1 B
- X USART2_TX/TIM15_CH1/ADC_IN2/PA2 12 1800 1400 150 L 50 50 1 1 B
- X I2C2_SDA/EVENTOUT/PB11 22 1800 -1300 150 L 50 50 1 1 B
- X USART1_CTS/TIM1_CH4/EVENTOUT/PA11 32 1800 500 150 L 50 50 1 1 B
- X I2C1_SCL/USART1_TX/TIM16_CH1N/PB6 42 1800 -800 150 L 50 50 1 1 B
- X USART2_RX/TIM15_CH2/ADC_IN3/PA3 13 1800 1300 150 L 50 50 1 1 B
- X VSS 23 100 -2200 150 U 50 50 1 1 W
- X USART1_RTS/TIM1_ETR/EVENTOUT/PA12 33 1800 400 150 L 50 50 1 1 B
- X I2C1_SDA/USART1_RX/TIM17_CH1N/PB7 43 1800 -900 150 L 50 50 1 1 B
- X SPI1_NSS/USART2_CK/TIM14_CH1/ADC_IN4/PA4 14 1800 1200 150 L 50 50 1 1 B
- X VDD 24 -100 2200 150 D 50 50 1 1 W
- X IR_OUT/SWDIO/PA13 34 1800 300 150 L 50 50 1 1 B
- X BOOT0 44 -1800 1400 150 R 50 50 1 1 I
- X SPI1_SCK/ADC_IN5/PA5 15 1800 1100 150 L 50 50 1 1 B
- X SPI2_NSS/TIM1_BKIN/EVENTOUT/PB12 25 1800 -1400 150 L 50 50 1 1 B
- X PF6/I2C2_SCL 35 -1800 -900 150 R 50 50 1 1 B
- X I2C1_SCL/TIM16_CH1/PB8 45 1800 -1000 150 L 50 50 1 1 B
- X SPI1_MISO/TIM3_CH1/TIM1_BKIN/TIM16_CH1/EVENTOUT/ADC_IN6/PA6 16 1800 1000 150 L 50 50 1 1 B
- X SPI2_SCK/TIM1_CH1N/PB13 26 1800 -1500 150 L 50 50 1 1 B
- X PF7/I2C2_SDA 36 -1800 -1000 150 R 50 50 1 1 B
- X I2C1_SDA/IR_OUT/TIM17_CH1/EVENTOUT/PB9 46 1800 -1100 150 L 50 50 1 1 B
- X SPI1_MOSI/TIM3_CH2/TIM14_CH1/TIM1_CH1N/ADC_IN7/PA7 17 1800 900 150 L 50 50 1 1 B
- X SPI2_MISO/TIM1_CH2N/TIM15_CH1/PB14 27 1800 -1600 150 L 50 50 1 1 B
- X USART2_TX/SWCLK/PA14 37 1800 200 150 L 50 50 1 1 B
- X VSS 47 0 -2200 150 U 50 50 1 1 W
- X TIM3_CH3/TIM1_CH2N/EVENTOUT/ADC_IN8/PB0 18 1800 -200 150 L 50 50 1 1 B
- X SPI2_MOSI/TIM1_CH3N/TIM15_CH1N/TIM15_CH2/RTC_REFIN/PB15 28 1800 -1700 150 L 50 50 1 1 B
- X SPI1_NSS/USART2_RX/EVENTOUT/PA15 38 1800 100 150 L 50 50 1 1 B
- X VDD 48 -200 2200 150 D 50 50 1 1 W
- X TIM3_CH4/TIM14_CH1/TIM1_CH3N/ADC_IN9/PB1 19 1800 -300 150 L 50 50 1 1 B
- X USART1_CK/TIM1_CH1/EVENTOUT/MCO/PA8 29 1800 800 150 L 50 50 1 1 B
- X SPI1_SCK/EVENTOUT/PB3 39 1800 -500 150 L 50 50 1 1 B
- ENDDRAW
- ENDDEF
- #
- #End Library
|