HD44780.kicad_pro 5.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325
  1. {
  2. "board": {
  3. "design_settings": {
  4. "defaults": {
  5. "board_outline_line_width": 0.1,
  6. "copper_line_width": 0.2,
  7. "copper_text_size_h": 1.5,
  8. "copper_text_size_v": 1.5,
  9. "copper_text_thickness": 0.3,
  10. "other_line_width": 0.15,
  11. "silk_line_width": 0.15,
  12. "silk_text_size_h": 1.0,
  13. "silk_text_size_v": 1.0,
  14. "silk_text_thickness": 0.15
  15. },
  16. "diff_pair_dimensions": [],
  17. "drc_exclusions": [],
  18. "rules": {
  19. "solder_mask_clearance": 0.0,
  20. "solder_mask_min_width": 0.0
  21. },
  22. "track_widths": [],
  23. "via_dimensions": []
  24. },
  25. "layer_presets": []
  26. },
  27. "boards": [],
  28. "cvpcb": {
  29. "equivalence_files": []
  30. },
  31. "erc": {
  32. "erc_exclusions": [],
  33. "meta": {
  34. "version": 0
  35. },
  36. "pin_map": [
  37. [
  38. 0,
  39. 0,
  40. 0,
  41. 0,
  42. 0,
  43. 0,
  44. 1,
  45. 0,
  46. 0,
  47. 0,
  48. 0,
  49. 2
  50. ],
  51. [
  52. 0,
  53. 2,
  54. 0,
  55. 1,
  56. 0,
  57. 0,
  58. 1,
  59. 0,
  60. 2,
  61. 2,
  62. 2,
  63. 2
  64. ],
  65. [
  66. 0,
  67. 0,
  68. 0,
  69. 0,
  70. 0,
  71. 0,
  72. 1,
  73. 0,
  74. 1,
  75. 0,
  76. 1,
  77. 2
  78. ],
  79. [
  80. 0,
  81. 1,
  82. 0,
  83. 0,
  84. 0,
  85. 0,
  86. 1,
  87. 1,
  88. 2,
  89. 1,
  90. 1,
  91. 2
  92. ],
  93. [
  94. 0,
  95. 0,
  96. 0,
  97. 0,
  98. 0,
  99. 0,
  100. 1,
  101. 0,
  102. 0,
  103. 0,
  104. 0,
  105. 2
  106. ],
  107. [
  108. 0,
  109. 0,
  110. 0,
  111. 0,
  112. 0,
  113. 0,
  114. 0,
  115. 0,
  116. 0,
  117. 0,
  118. 0,
  119. 2
  120. ],
  121. [
  122. 1,
  123. 1,
  124. 1,
  125. 1,
  126. 1,
  127. 0,
  128. 1,
  129. 1,
  130. 1,
  131. 1,
  132. 1,
  133. 2
  134. ],
  135. [
  136. 0,
  137. 0,
  138. 0,
  139. 1,
  140. 0,
  141. 0,
  142. 1,
  143. 0,
  144. 0,
  145. 0,
  146. 0,
  147. 2
  148. ],
  149. [
  150. 0,
  151. 2,
  152. 1,
  153. 2,
  154. 0,
  155. 0,
  156. 1,
  157. 0,
  158. 2,
  159. 2,
  160. 2,
  161. 2
  162. ],
  163. [
  164. 0,
  165. 2,
  166. 0,
  167. 1,
  168. 0,
  169. 0,
  170. 1,
  171. 0,
  172. 2,
  173. 0,
  174. 0,
  175. 2
  176. ],
  177. [
  178. 0,
  179. 2,
  180. 1,
  181. 1,
  182. 0,
  183. 0,
  184. 1,
  185. 0,
  186. 2,
  187. 0,
  188. 0,
  189. 2
  190. ],
  191. [
  192. 2,
  193. 2,
  194. 2,
  195. 2,
  196. 2,
  197. 2,
  198. 2,
  199. 2,
  200. 2,
  201. 2,
  202. 2,
  203. 2
  204. ]
  205. ],
  206. "rule_severities": {
  207. "bus_definition_conflict": "error",
  208. "bus_entry_needed": "error",
  209. "bus_label_syntax": "error",
  210. "bus_to_bus_conflict": "error",
  211. "bus_to_net_conflict": "error",
  212. "different_unit_footprint": "error",
  213. "different_unit_net": "error",
  214. "duplicate_reference": "error",
  215. "duplicate_sheet_names": "error",
  216. "extra_units": "error",
  217. "global_label_dangling": "warning",
  218. "hier_label_mismatch": "error",
  219. "label_dangling": "error",
  220. "lib_symbol_issues": "warning",
  221. "multiple_net_names": "warning",
  222. "net_not_bus_member": "warning",
  223. "no_connect_connected": "warning",
  224. "no_connect_dangling": "warning",
  225. "pin_not_connected": "error",
  226. "pin_not_driven": "error",
  227. "pin_to_pin": "warning",
  228. "power_pin_not_driven": "error",
  229. "similar_labels": "warning",
  230. "unannotated": "error",
  231. "unit_value_mismatch": "error",
  232. "unresolved_variable": "error",
  233. "wire_dangling": "error"
  234. }
  235. },
  236. "libraries": {
  237. "pinned_footprint_libs": [],
  238. "pinned_symbol_libs": []
  239. },
  240. "meta": {
  241. "filename": "HD44780.kicad_pro",
  242. "version": 1
  243. },
  244. "net_settings": {
  245. "classes": [
  246. {
  247. "bus_width": 12.0,
  248. "clearance": 0.2,
  249. "diff_pair_gap": 0.25,
  250. "diff_pair_via_gap": 0.25,
  251. "diff_pair_width": 0.2,
  252. "line_style": 0,
  253. "microvia_diameter": 0.3,
  254. "microvia_drill": 0.1,
  255. "name": "Default",
  256. "pcb_color": "rgba(0, 0, 0, 0.000)",
  257. "schematic_color": "rgba(0, 0, 0, 0.000)",
  258. "track_width": 0.25,
  259. "via_diameter": 0.8,
  260. "via_drill": 0.4,
  261. "wire_width": 6.0
  262. }
  263. ],
  264. "meta": {
  265. "version": 2
  266. },
  267. "net_colors": null
  268. },
  269. "pcbnew": {
  270. "last_paths": {
  271. "gencad": "",
  272. "idf": "",
  273. "netlist": "",
  274. "specctra_dsn": "",
  275. "step": "",
  276. "vrml": ""
  277. },
  278. "page_layout_descr_file": ""
  279. },
  280. "schematic": {
  281. "annotate_start_num": 0,
  282. "drawing": {
  283. "default_line_thickness": 6.0,
  284. "default_text_size": 50.0,
  285. "field_names": [],
  286. "intersheets_ref_own_page": false,
  287. "intersheets_ref_prefix": "",
  288. "intersheets_ref_short": false,
  289. "intersheets_ref_show": false,
  290. "intersheets_ref_suffix": "",
  291. "junction_size_choice": 3,
  292. "label_size_ratio": 0.25,
  293. "pin_symbol_size": 0.0,
  294. "text_offset_ratio": 0.08
  295. },
  296. "legacy_lib_dir": "",
  297. "legacy_lib_list": [],
  298. "meta": {
  299. "version": 1
  300. },
  301. "net_format_name": "",
  302. "ngspice": {
  303. "fix_include_paths": true,
  304. "fix_passive_vals": false,
  305. "meta": {
  306. "version": 0
  307. },
  308. "model_mode": 0,
  309. "workbook_filename": ""
  310. },
  311. "page_layout_descr_file": "",
  312. "plot_directory": "",
  313. "spice_adjust_passive_values": false,
  314. "spice_external_command": "spice \"%I\"",
  315. "subpart_first_id": 65,
  316. "subpart_id_separator": 0
  317. },
  318. "sheets": [
  319. [
  320. "8821b50c-9151-4411-8fa0-085bacc0a519",
  321. ""
  322. ]
  323. ],
  324. "text_variables": {}
  325. }